Product Information

XC9572XL-7TQG100I

XC9572XL-7TQG100I electronic component of Xilinx

Datasheet
CPLD, 72 I/O, -40 TO 85DEG C; CPLD Type:FLASH; No. of Macrocells:72; No. of I/O's:72I/O's; Logic Case Style:TQFP; No. of Pins:100Pins; Frequency:125MHz; Supply Voltage Min:3V; Supply Voltage Max:3.6V; Propagation Delay:7.5ns; Global Clock Setup Time:4.8ns; Operating Temperature Min:-40C; Operating Temperature Max:85C; Product Range:XC9572XL Series; SVHC:No SVHC (27-Jun-2018)

Manufacturer: Xilinx
This product is classified as Large/Heavy, additional shipping charges may apply. A customer service representative may contact you after ordering to confirm exact shipping charges



Price (USD)

1: USD 29.6217 ea
Line Total: USD 29.62

0 - Global Stock
MOQ: 1  Multiples: 1
Pack Size: 1
Availability Price Quantity
0 - Global Stock


Ships to you between Fri. 03 May to Thu. 09 May

MOQ : 1
Multiples : 1
1 : USD 29.6217

0 - Global Stock


Ships to you between Fri. 03 May to Thu. 09 May

MOQ : 1
Multiples : 1
1 : USD 22.9097

     
Manufacturer
Product Category
Brand
Cpld Type
No. Of Macrocells
No. Of I/O S
Logic Case Style
No. Of Pins
Frequency
Supply Voltage Min
Supply Voltage Max
Propagation Delay
Global Clock Setup Time
Operating Temperature Min
Operating Temperature Max
Product Range
Svhc
LoadingGif

Notes:- Show Stocked Products With Similar Attributes.
Image Description
XC9572XL-7VQ44I electronic component of Xilinx XC9572XL-7VQ44I

CPLD XC9500XL Family 1.6K Gates 72 Macro Cells 125MHz 0.35um (CMOS) Technology 3.3V 44-Pin VTQFP
Stock : 0

XC9572XL-7VQ64C electronic component of Xilinx XC9572XL-7VQ64C

CPLD XC9500XL Family 1.6K Gates 72 Macro Cells 125MHz 0.35um (CMOS) Technology 3.3V 64-Pin VTQFP
Stock : 0

XC9572XL-7VQ64I electronic component of Xilinx XC9572XL-7VQ64I

CPLD XC9500XL Family 1.6K Gates 72 Macro Cells 125MHz 0.35um (CMOS) Technology 3.3V 64-Pin VTQFP
Stock : 0

XC9572XL-7VQG44C electronic component of Xilinx XC9572XL-7VQG44C

CPLD - Complex Programmable Logic Devices 3.3V 72-mc CPLD
Stock : 0

XC9572XL-7VQG64I electronic component of Xilinx XC9572XL-7VQG64I

CPLD XC9500XL Family 1.6K Gates 72 Macro Cells 125MHz 0.35um (CMOS) Technology 3.3V 64-Pin VTQFP
Stock : 0

XCF01SVOG20C electronic component of Xilinx XCF01SVOG20C

FPGA - Configuration Memory Flash 1Mb PROM Lead Free (ST Micro)
Stock : 10

XC9572XL-7VQG64C electronic component of Xilinx XC9572XL-7VQG64C

CPLD - Complex Programmable Logic Devices 3.3V 72-mc CPLD
Stock : 0

XC9572XL-7VQG44I electronic component of Xilinx XC9572XL-7VQG44I

CPLD XC9500XL Family 1.6K Gates 72 Macro Cells 125MHz 0.35um (CMOS) Technology 3.3V 44-Pin VTQFP
Stock : 0

XCF01SVO20C electronic component of Xilinx XCF01SVO20C

FPGA - Configuration Memory Flash 1Mb PROM ST Micro
Stock : 0

XC9572XL-7VQ44C electronic component of Xilinx XC9572XL-7VQ44C

CPLD - Complex Programmable Logic Devices 3.3V 72-mc CPLD
Stock : 0

Image Description
XC7Z010-3CLG400E electronic component of Xilinx XC7Z010-3CLG400E

MPU, DUAL-CORE ARM CORTEX-A9
Stock : 0

EK-U1-ZCU111-G electronic component of Xilinx EK-U1-ZCU111-G

Programmable Logic IC Development Tools Xilinx Zynq UltraScale+ RFSoC ZCU111 Evaluation Kit
Stock : 0

CK-U1-ZCU1275-G electronic component of Xilinx CK-U1-ZCU1275-G

Programmable Logic IC Development Tools Xilinx Zynq UltraScale+ RFSoC ZCU1275 Characterization Kit
Stock : 0

XC7S25-1FTGB196I electronic component of Xilinx XC7S25-1FTGB196I

FPGA, SPARTAN-7, 100 I/O, CSBGA-196; No. of Logic Blocks:3650; No. of Macrocells:23360; FPGA Family:Spartan-7; Logic Case Style:CSBGA; No. of Pins:196Pins; No. of Speed Grades:1; Total RAM Bits:1620Kbit; No. of I/O's:100I/O's; Clock Management:MMCM, PLL; Core Supply Voltage Min:950mV; Core Supply Voltage Max:1.05V; I/O Supply Voltage:3.3V; Operating Frequency Max:464MHz; Product Range:Spartan-7 XC7S25 Series; SVHC:No SVHC (27-Jun-2018)
Stock : 0

XC7S6-1FTGB196C electronic component of Xilinx XC7S6-1FTGB196C

FPGA, SPARTAN-7, 100 I/O, CSBGA-196; No. of Logic Blocks:938; No. of Macrocells:6000; FPGA Family:Spartan-7; Logic Case Style:CSBGA; No. of Pins:196Pins; No. of Speed Grades:1; Total RAM Bits:180Kbit; No. of I/O's:100I/O's; Clock Management:MMCM, PLL; Core Supply Voltage Min:950mV; Core Supply Voltage Max:1.05V; I/O Supply Voltage:3.3V; Operating Frequency Max:464MHz; Product Range:Spartan-7 XC7S6 Series; SVHC:No SVHC (27-Jun-2018)
Stock : 0

XC7S75-2FGGA484I electronic component of Xilinx XC7S75-2FGGA484I

FPGA, SPARTAN-7, 338 I/O, FPBGA-484; No. of Logic Blocks:12000; No. of Macrocells:76800; FPGA Family:Spartan-7; Logic Case Style:FPBGA; No. of Pins:484Pins; No. of Speed Grades:2; Total RAM Bits:3240Kbit; No. of I/O's:338I/O's; Clock Management:MMCM, PLL; Core Supply Voltage Min:950mV; Core Supply Voltage Max:1.05V; I/O Supply Voltage:3.3V; Operating Frequency Max:628MHz; Product Range:Spartan-7 XC7S75 Series; SVHC:No SVHC (27-Jun-2018)
Stock : 0

XC7S15-1CPGA196I electronic component of Xilinx XC7S15-1CPGA196I

FPGA, SPARTAN-7, 100 I/O, CSBGA-196; No. of Logic Blocks:2000; No. of Macrocells:12800; FPGA Family:Spartan-7; Logic Case Style:CSBGA; No. of Pins:196Pins; No. of Speed Grades:1; Total RAM Bits:360Kbit; No. of I/O's:100I/O's; Clock Management:MMCM, PLL; Core Supply Voltage Min:950mV; Core Supply Voltage Max:1.05V; I/O Supply Voltage:3.3V; Operating Frequency Max:464MHz; Product Range:Spartan-7 XC7S15 Series; SVHC:No SVHC (27-Jun-2018)
Stock : 0

XC7S6-1CSGA225C electronic component of Xilinx XC7S6-1CSGA225C

FPGA, SPARTAN-7, 100 I/O, CSBGA-225; No. of Logic Blocks:938; No. of Macrocells:6000; FPGA Family:Spartan-7; Logic Case Style:CSBGA; No. of Pins:225Pins; No. of Speed Grades:1; Total RAM Bits:180Kbit; No. of I/O's:100I/O's; Clock Management:MMCM, PLL; Core Supply Voltage Min:950mV; Core Supply Voltage Max:1.05V; I/O Supply Voltage:3.3V; Operating Frequency Max:464MHz; Product Range:Spartan-7 XC7S6 Series; SVHC:No SVHC (27-Jun-2018)
Stock : 0

XC7S75-1FGGA484I electronic component of Xilinx XC7S75-1FGGA484I

FPGA, SPARTAN-7, 338 I/O, FPBGA-484; No. of Logic Blocks:12000; No. of Macrocells:76800; FPGA Family:Spartan-7; Logic Case Style:FPBGA; No. of Pins:484Pins; No. of Speed Grades:1; Total RAM Bits:3240Kbit; No. of I/O's:338I/O's; Clock Management:MMCM, PLL; Core Supply Voltage Min:950mV; Core Supply Voltage Max:1.05V; I/O Supply Voltage:3.3V; Operating Frequency Max:464MHz; Product Range:Spartan-7 XC7S75 Series; SVHC:No SVHC (27-Jun-2018)
Stock : 0

XC7S6-1FTGB196I electronic component of Xilinx XC7S6-1FTGB196I

FPGA, SPARTAN-7, 100 I/O, CSBGA-196; No. of Logic Blocks:938; No. of Macrocells:6000; FPGA Family:Spartan-7; Logic Case Style:CSBGA; No. of Pins:196Pins; No. of Speed Grades:1; Total RAM Bits:180Kbit; No. of I/O's:100I/O's; Clock Management:MMCM, PLL; Core Supply Voltage Min:950mV; Core Supply Voltage Max:1.05V; I/O Supply Voltage:3.3V; Operating Frequency Max:464MHz; Product Range:Spartan-7 XC7S6 Series; SVHC:No SVHC (27-Jun-2018)
Stock : 0

0 R XC9572XL High Performance CPLD 00 DS057 (v2.0) April 3, 2007 Product Specification cations and computing systems. It is comprised of four Features 54V18 Function Blocks, providing 1,600 usable gates with 5 ns pin-to-pin logic delays propagation delays of 5 ns. See Figure 2 for overview. System frequency up to 178 MHz Power Estimation 72 macrocells with 1,600 usable gates Available in small footprint packages Power dissipation in CPLDs can vary substantially depend- - 44-pin PLCC (34 user I/O pins) ing on the system frequency, design application and output - 44-pin VQFP (34 user I/O pins) loading. To help reduce power dissipation, each macrocell - 48-pin CSP (38 user I/O pins) in a XC9500XL device may be configured for low-power - 64-pin VQFP (52 user I/O pins) mode (from the default high-performance mode). In addi- - 100-pin TQFP (72 user I/O pins) tion, unused product-terms and macrocells are automati- cally deactivated by the software to further conserve power. - Pb-free available for all packages Optimized for high-performance 3.3V systems For a general estimate of I , the following equation may be CC - Low power operation used: - 5V tolerant I/O pins accept 5V, 3.3V, and 2.5V I (mA) = MC (0.175*PT + 0.345) + MC (0.052*PT CC HS HS LP LP signals + 0.272) + 0.04 * MC (MC +MC )* f TOG HS LP - 3.3V or 2.5V output capability where: - Advanced 0.35 micron feature size CMOS MC = macrocells in high-speed configuration HS Fast FLASH technology PT = average number of high-speed product terms HS Advanced system features per macrocell - In-system programmable MC = macrocells in low power configuration LP - Superior pin-locking and routability with PT = average number of low power product terms per LP Fast CONNECT II switch matrix macrocell - Extra wide 54-input Function Blocks f = maximum clock frequency - Up to 90 product-terms per macrocell with MCTOG = average % of flip-flops toggling per clock individual product-term allocation (~12%) - Local clock inversion with three global and one This calculation was derived from laboratory measurements product-term clocks of an XC9500XL part filled with 16-bit counters and allowing - Individual output enable per output pin a single output (the LSB) to be enabled. The actual I CC - Input hysteresis on all user and boundary-scan pin value varies with the design application and should be veri- inputs fied during normal system operation. Figure 1 shows the - Bus-hold circuitry on all user pin inputs above estimation in a graphical form. For a more detailed - Full IEEE Standard 1149.1 boundary-scan (JTAG) discussion of power consumption in this device, see Xilinx Fast concurrent programming Slew rate control on individual outputs Enhanced data security features Excellent quality and reliability - Endurance exceeding 10,000 program/erase cycles - 20 year data retention - ESD protection exceeding 2,000V Pin-compatible with 5V-core XC9572 device in the 44-pin PLCC package and the 100-pin TQFP package WARNING: Programming temperature range of T = 0 C to +70 C A Description The XC9572XL is a 3.3V CPLD targeted for high-perfor- mance, low-voltage applications in leading-edge communi- 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at R XC9572XL High Performance CPLD application note XAPP114, Understanding XC9500XL CPLD Power. 125 178 MHz 100 75 104 MHz 50 25 0 50 100 150 200 Clock Frequency (MHz) DS057 01 010102 Figure 1: Typical I vs. Frequency for XC9572XL CC 3 JTAG In-System Programming Controller 1 JTAG Port Controller 54 Function 18 I/O Block 1 Macrocells I/O 1 to 18 I/O 54 I/O Function 18 Block 2 Macrocells 1 to 18 I/O Blocks I/O 54 Function I/O 18 Block 3 I/O Macrocells 1 to 18 I/O 3 I/O/GCK 54 Function 1 18 I/O/GSR Block 4 2 Macrocells I/O/GTS 1 to 18 DS057 02 082800 Figure 2: XC9572XL Architecture Function Block outputs (indicated by the bold line) drive the I/O Blocks directly. 2 www.xilinx.com DS057 (v2.0) April 3, 2007 Product Specification High Performance r Low Powe Typical I (mA) CC Fast CONNECT II Switch Matrix

Tariff Desc

8542.31.00 51 No ..Application Specific (Digital) Integrated Circuits (ASIC)

Electronic integrated circuits: Processors and controllers, whether or not combined with memories, converters, logic circuits, amplifiers, clock and timing circuits, or other circuits
Monolithic integrated circuits:
XI4
XILINX
Xilinx Inc
Xilinx Inc.

Looking for help? Visit our FAQ's Section to answer to all your questions

 

X-ON Worldwide Electronics

Welcome To X-ON ELECTRONICS
For over three decades, we have been advocating and shaping the electronic components industry. Our management complements our worldwide business scope and focus. We are committed to innovation, backed by a strong business foundation. If you need a trustworthy supplier of electronic components for your business – look no further.
 

Copyright ©2024  X-ON Electronic Services. All rights reserved.
Please ensure you have read and understood our Terms & Conditions before purchasing.
All prices exclude GST.

Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted