Product Information

ATSAMA5D27BCU

Product Image X-ON

Datasheet
Microprocessors - MPU MPU ARM BGA GREEN
Manufacturer: Microchip



Price (Ex GST)

From 11.6684

2 - Global Stock
Ships to you between
Thu. 20 May to Mon. 24 May

MOQ: 1 Multiples:1
Pack Size :   1
Availability Price Quantity
2 - Global Stock


Ships to you between Thu. 20 May to Mon. 24 May

MOQ : 1
Multiples : 1

Stock Image

ATSAMA5D27BCU
Microchip

1 : $ 15.8059
10 : $ 14.1474
25 : $ 12.7421
100 : $ 11.6684

Buy
   
Manufacturer
Microchip
Product Category
Microprocessors - MPU
RoHS - XON
Y Icon ROHS
Series
Atsama5d27
Packaging
Tray
Brand
Microchip Technology / Atmel
Factory Pack Quantity :
119
Cnhts
8542310000
Hts Code
8542310001
Mxhts
85423102
LoadingGif
Image
Mfr. Part No.
Description
Stock
Microprocessors - MPU BGA GREEN, IND TEMP MRLC,512MBit DDR2
230
8-bit Microcontrollers - MCU AVR XMEGA 64KB FLASH 2KB EE, 4KB GREEN
1000
Microprocessors - MPU BGA GRN EXT MRLC
124
Microprocessors - MPU BGA GRN IND MRLC
633
System-On-Modules - SOM SAMA5D2 SYST.ON MODULE 1
18
Microprocessors - MPU BGA GREEN, IND TEMP MRLC,1GBit DDR2
78
Microprocessors - MPU CORTEX-A5 MPU,1GBIT LPDDR2,BGA,IND TEMP
41
Microprocessors - MPU BGA GRN IND MRLC
991
Image
Mfr. Part No.
Description
Stock
Microprocessors - MPU MPU ARM BGA GREEN
22
Microprocessors - MPU Sitara Processor: ARM Cortex-A15 & DSP 760-FCBGA 0 to 90
73
Microprocessors - MPU RZ/A1M 400MHz 5MB BGA324 Q2A no enc MP
84
8-bit Microcontrollers - MCU 1.75KB 128RAM 16 I/O Ind Temp SOIC18
2
Microprocessors - MPU QorIQ 64-bit ARM MPU, 800MHz Std Temp, PFE 2xGbE PCIe USB3 USB2 SATA3, SEC, 1GHz DDR3L 9.6x9.6mm LGA
354
Microprocessors - MPU 1200/1600 XT WE
45
Microprocessors - MPU MPU ARM BGA GREEN
142

SAMA5D2 Series Ultra-Low-Power Arm? Cortex?-A5 Core-Based MPU, 500 MHz, Graphics Interface, Ethernet 10/100, CAN, USB, PCI 5.0 Pre-Certified Introduction The SAMA5D2 series is a high-performance, ultra-low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. The devices integrate powerful peripherals for ? connectivity and user interface applications, and offer advanced security functions (Arm TrustZone , tamper detection, secure data storage, etc.), as well as high-performance crypto accelerators AES, SHA and TRNG. Selected members of the SAMA5D2 series are qualified for extended industrial temperature range operation (-40?C to 105?C external temperature). ? The SAMA5D2 series is delivered with a free Linux distribution and bare metal C examples. Features ? Arm Cortex-A5 Core ? Armv7-A architecture ? Arm TrustZone ? ? NEON Media Processing Engine ? Up to 500 MHz ? ETM/ETB 8 Kbytes ? Memory Architecture ? Memory Management Unit (MMU) ? 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache ? 128-Kbyte L2 cache configurable to be used as an internal SRAM ? One 128-Kbyte scrambled internal SRAM ? One 160-Kbyte internal ROM ? 64-Kbyte scrambled and maskable ROM embedding bootloader/Secure bootloader ? 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table ? High-bandwidth scramblable 16-bit or 32-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting up to 512 Mbytes 8-bank DDR2/DDR3 (DLL off only) / DDR3L (DLL off only) / LPDDR1/LPDDR2/LPDDR3, including ?on-the-fly? encryption/decryption path ? 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC) ? System Running up to 166 MHz in Typical Conditions Datasheet Complete DS60001476C-page 1 ? 2018 Microchip Technology Inc. SAMA5D2 Series Ultra-Low-Power Arm? Cortex?-A5 Core-Based MPU, 500 MHz, Graphics Interface, Ethernet 10/100, CAN, USB, PCI 5.0 Pre-Certified Introduction The SAMA5D2 series is a high-performance, ultra-low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. The devices integrate powerful peripherals for ? connectivity and user interface applications, and offer advanced security functions (Arm TrustZone , tamper detection, secure data storage, etc.), as well as high-performance crypto accelerators AES, SHA and TRNG. Selected members of the SAMA5D2 series are qualified for extended industrial temperature range operation (-40?C to 105?C external temperature). ? The SAMA5D2 series is delivered with a free Linux distribution and bare metal C examples. Features ? Arm Cortex-A5 Core ? Armv7-A architecture ? Arm TrustZone ? ? NEON Media Processing Engine ? Up to 500 MHz ? ETM/ETB 8 Kbytes ? Memory Architecture ? Memory Management Unit (MMU) ? 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache ? 128-Kbyte L2 cache configurable to be used as an internal SRAM ? One 128-Kbyte scrambled internal SRAM ? One 160-Kbyte internal ROM ? 64-Kbyte scrambled and maskable ROM embedding bootloader/Secure bootloader ? 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table ? High-bandwidth scramblable 16-bit or 32-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting up to 512 Mbytes 8-bank DDR2/DDR3 (DLL off only) / DDR3L (DLL off only) / LPDDR1/LPDDR2/LPDDR3, including ?on-the-fly? encryption/decryption path ? 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC) ? System Running up to 166 MHz in Typical Conditions Datasheet Complete DS60001476C-page 1 ? 2018 Microchip Technology Inc. SAMA5D2 Series ? Reset Controller (RSTC), Shutdown Controller (SHDWC), Periodic Interval Timer (PIT), independent Watchdog Timer (WDT) and secure Real-Time Clock (RTC) with clock calibration ? One 600 to 1200 MHz PLL for the system and one 480 MHz PLL optimized for high-speed USB ? Digital fractional PLL for audio (11.2896 MHz and 12.288 MHz) ? Internal low-power 12 MHz RC and 32 kHz typical RC ? Selectable 32.768 Hz low-power oscillator and 8 to 24 MHz oscillator ? 51 DMA channels including two 16-channel 64-bit Central DMA Controllers ? 64-bit Advanced Interrupt Controller (AIC) ? 64-bit Secure Advanced Interrupt Controller (SAIC) ? Three programmable external clock signals ? Low-Power Modes ? Ultra-low-power mode with fast wake-up capability ? ? Low-power Backup mode with 5-Kbyte SRAM and SleepWalking features ? Wake up from up to nine wake-up pins, UART reception, analog comparison ? Fast wake-up capability ? Extended Backup mode with DDR in Self-Refresh mode ? Peripherals ? LCD TFT controller (LCDC) up to 1024x768 or 1280x768 (still image). Four overlays, rotation, post-processing and alpha blending, 24-bit parallel RGB interface ? ITU-R BT. 601/656/1120 Image Sensor Controller (ISC) supporting up to 5 Mpixel sensors with a parallel 12-bit interface for Raw Bayer, YCbCr, Monochrome and JPEG-compressed sensor interface ? Two Synchronous Serial Controllers (SSC), two Inter-IC Sound Controllers (I2SC), and one Stereo Class D amplifier (CLASSD) ? One Peripheral Touch Controller (PTC) with up to 8 X-lines and 8 Y-lines (64-channel capacitive touch) ? One Pulse Density Modulation Interface Controller (PDMIC) ? One USB device high-speed port (UDPHS) and one USB host high-speed port or two USB host high-speed ports (UHPHS) ? One USB host high-speed port with a High-Speed Inter-Chip (HSIC) interface ? One 10/100 Ethernet MAC (GMAC) ? ? Energy efficiency support (IEEE 802.3az standard) ? Ethernet AVB support with IEEE802.1AS timestamping ? IEEE802.1Qav credit-based traffic-shaping hardware support ? IEEE1588 Precision Time Protocol (PTP) ? Two high-speed memory card hosts: ? SDMMC0: SD 3.0, eMMC 4.51, 8 bits ? SDMMC1: SD 2.0, eMMC 4.41, 4 bits only ? Two master/slave Serial Peripheral Interfaces (SPI) ? Two Quad Serial Peripheral Interfaces (QSPI) ? Five FLEXCOMs (USART, SPI and TWI) ? Five UARTs ? Two master CAN-FD (MCAN) controllers with SRAM-based mailboxes, and time- and event- triggered transmission DS60001476C-page 2 Datasheet Complete ? 2018 Microchip Technology Inc. SAMA5D2 Series Ultra-Low-Power Arm? Cortex?-A5 Core-Based MPU, 500 MHz, Graphics Interface, Ethernet 10/100, CAN, USB, PCI 5.0 Pre-Certified Introduction The SAMA5D2 series is a high-performance, ultra-low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. The devices integrate powerful peripherals for ? connectivity and user interface applications, and offer advanced security functions (Arm TrustZone , tamper detection, secure data storage, etc.), as well as high-performance crypto accelerators AES, SHA and TRNG. Selected members of the SAMA5D2 series are qualified for extended industrial temperature range operation (-40?C to 105?C external temperature). ? The SAMA5D2 series is delivered with a free Linux distribution and bare metal C examples. Features ? Arm Cortex-A5 Core ? Armv7-A architecture ? Arm TrustZone ? ? NEON Media Processing Engine ? Up to 500 MHz ? ETM/ETB 8 Kbytes ? Memory Architecture ? Memory Management Unit (MMU) ? 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache ? 128-Kbyte L2 cache configurable to be used as an internal SRAM ? One 128-Kbyte scrambled internal SRAM ? One 160-Kbyte internal ROM ? 64-Kbyte scrambled and maskable ROM embedding bootloader/Secure bootloader ? 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table ? High-bandwidth scramblable 16-bit or 32-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting up to 512 Mbytes 8-bank DDR2/DDR3 (DLL off only) / DDR3L (DLL off only) / LPDDR1/LPDDR2/LPDDR3, including ?on-the-fly? encryption/decryption path ? 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC) ? System Running up to 166 MHz in Typical Conditions Datasheet Complete DS60001476C-page 1 ? 2018 Microchip Technology Inc. SAMA5D2 Series Ultra-Low-Power Arm? Cortex?-A5 Core-Based MPU, 500 MHz, Graphics Interface, Ethernet 10/100, CAN, USB, PCI 5.0 Pre-Certified Introduction The SAMA5D2 series is a high-performance, ultra-low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. The devices integrate powerful peripherals for ? connectivity and user interface applications, and offer advanced security functions (Arm TrustZone , tamper detection, secure data storage, etc.), as well as high-performance crypto accelerators AES, SHA and TRNG. Selected members of the SAMA5D2 series are qualified for extended industrial temperature range operation (-40?C to 105?C external temperature). ? The SAMA5D2 series is delivered with a free Linux distribution and bare metal C examples. Features ? Arm Cortex-A5 Core ? Armv7-A architecture ? Arm TrustZone ? ? NEON Media Processing Engine ? Up to 500 MHz ? ETM/ETB 8 Kbytes ? Memory Architecture ? Memory Management Unit (MMU) ? 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache ? 128-Kbyte L2 cache configurable to be used as an internal SRAM ? One 128-Kbyte scrambled internal SRAM ? One 160-Kbyte internal ROM ? 64-Kbyte scrambled and maskable ROM embedding bootloader/Secure bootloader ? 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table ? High-bandwidth scramblable 16-bit or 32-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting up to 512 Mbytes 8-bank DDR2/DDR3 (DLL off only) / DDR3L (DLL off only) / LPDDR1/LPDDR2/LPDDR3, including ?on-the-fly? encryption/decryption path ? 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC) ? System Running up to 166 MHz in Typical Conditions Datasheet Complete DS60001476C-page 1 ? 2018 Microchip Technology Inc. SAMA5D2 Series ? Reset Controller (RSTC), Shutdown Controller (SHDWC), Periodic Interval Timer (PIT), independent Watchdog Timer (WDT) and secure Real-Time Clock (RTC) with clock calibration ? One 600 to 1200 MHz PLL for the system and one 480 MHz PLL optimized for high-speed USB ? Digital fractional PLL for audio (11.2896 MHz and 12.288 MHz) ? Internal low-power 12 MHz RC and 32 kHz typical RC ? Selectable 32.768 Hz low-power oscillator and 8 to 24 MHz oscillator ? 51 DMA channels including two 16-channel 64-bit Central DMA Controllers ? 64-bit Advanced Interrupt Controller (AIC) ? 64-bit Secure Advanced Interrupt Controller (SAIC) ? Three programmable external clock signals ? Low-Power Modes ? Ultra-low-power mode with fast wake-up capability ? ? Low-power Backup mode with 5-Kbyte SRAM and SleepWalking features ? Wake up from up to nine wake-up pins, UART reception, analog comparison ? Fast wake-up capability ? Extended Backup mode with DDR in Self-Refresh mode ? Peripherals ? LCD TFT controller (LCDC) up to 1024x768 or 1280x768 (still image). Four overlays, rotation, post-processing and alpha blending, 24-bit parallel RGB interface ? ITU-R BT. 601/656/1120 Image Sensor Controller (ISC) supporting up to 5 Mpixel sensors with a parallel 12-bit interface for Raw Bayer, YCbCr, Monochrome and JPEG-compressed sensor interface ? Two Synchronous Serial Controllers (SSC), two Inter-IC Sound Controllers (I2SC), and one Stereo Class D amplifier (CLASSD) ? One Peripheral Touch Controller (PTC) with up to 8 X-lines and 8 Y-lines (64-channel capacitive touch) ? One Pulse Density Modulation Interface Controller (PDMIC) ? One USB device high-speed port (UDPHS) and one USB host high-speed port or two USB host high-speed ports (UHPHS) ? One USB host high-speed port with a High-Speed Inter-Chip (HSIC) interface ? One 10/100 Ethernet MAC (GMAC) ? ? Energy efficiency support (IEEE 802.3az standard) ? Ethernet AVB support with IEEE802.1AS timestamping ? IEEE802.1Qav credit-based traffic-shaping hardware support ? IEEE1588 Precision Time Protocol (PTP) ? Two high-speed memory card hosts: ? SDMMC0: SD 3.0, eMMC 4.51, 8 bits ? SDMMC1: SD 2.0, eMMC 4.41, 4 bits only ? Two master/slave Serial Peripheral Interfaces (SPI) ? Two Quad Serial Peripheral Interfaces (QSPI) ? Five FLEXCOMs (USART, SPI and TWI) ? Five UARTs ? Two master CAN-FD (MCAN) controllers with SRAM-based mailboxes, and time- and event- triggered transmission DS60001476C-page 2 Datasheet Complete ? 2018 Microchip Technology Inc. SAMA5D2 Series MCAN implements the non-ISO CAN FD frame format and therefore does not pass the WARNING CAN FD Conformance Test according to ISO 16845-1:2016. ? One Rx only UART in backup area (RXLP) ? One Analog Comparator Controller (ACC) in backup area 2 ? Two 2-wire interfaces (TWIHS) up to 400 Kbits/s supporting the I C protocol and SMBUS ? One full-featured 4-channel 16-bit Pulse Width Modulation (PWM) controller ? Two 3-channel 32-bit Timer/Counters (TC), supporting basic PWM modes ? One 12-channel, 12-bit, Analog-to-Digital Converter (ADC) with resistive touchscreen capability ? Safety ? Zero-power Power-on Reset (POR) cells ? Main crystal clock failure detector ? Write-protected registers ? Integrity Check Monitor (ICM) based on SHA256 ? Memory Management Unit (MMU) ? Independent watchdog ? Security ? 5 Kbytes of internal scrambled SRAM: ? 1 Kbyte nonerasable on tamper detection ? 4 Kbytes erasable on tamper detection ? 256 bits of scrambled and erasable registers (1) ? Up to eight tamper pins for static or dynamic intrusion detections ? Environmental monitors on specific versions: temperature, voltage, frequency and active die (2) shield (3) ? Secure Bootloader ? On-the-fly AES encryption/decryption on DDR and QSPI memories (AESB) ? RTC including timestamping on security intrusions ? Programmable fuse box with 544 fuse bits (including JTAG protection and BMS) Note:? 1. For information specific to dynamic tamper protection (PIOBU), refer to the document SAMA5D2External Tamper Protections (document no. 44095). 2. For environmental monitors, refer to the document SAMA5D23 and SAMA5D28 Environmental Monitors (document no. 44036), available under Non-Disclosure Agreement (NDA). Contact a Microchip Sales Representative for details. 3. For secure boot strategies, refer to the document SAMA5D2 Series Secure Boot Strategy (document no. 44040), available under Non-Disclosure Agreement (NDA). Contact a Microchip Sales Representative for details. ? Hardware Cryptography ? SHA (SHA1, SHA224, SHA256, SHA384, SHA512): compliant with FIPS PUB 180-2 ? AES: 256-, 192-, 128-bit key algorithms, compliant with FIPS PUB 197 ? TDES: two-key or three-key algorithms, compliant with FIPS PUB 46-3 ? True Random Number Generator (TRNG) compliant with NIST Special Publication 800-22 Test Suite and FIPS PUBs 140-2 and 140-3 ? Up to 128 I/Os DS60001476C-page 3 Datasheet Complete ? 2018 Microchip Technology Inc. SAMA5D2 Series Ultra-Low-Power Arm? Cortex?-A5 Core-Based MPU, 500 MHz, Graphics Interface, Ethernet 10/100, CAN, USB, PCI 5.0 Pre-Certified Introduction The SAMA5D2 series is a high-performance, ultra-low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. The devices integrate powerful peripherals for ? connectivity and user interface applications, and offer advanced security functions (Arm TrustZone , tamper detection, secure data storage, etc.), as well as high-performance crypto accelerators AES, SHA and TRNG. Selected members of the SAMA5D2 series are qualified for extended industrial temperature range operation (-40?C to 105?C external temperature). ? The SAMA5D2 series is delivered with a free Linux distribution and bare metal C examples. Features ? Arm Cortex-A5 Core ? Armv7-A architecture ? Arm TrustZone ? ? NEON Media Processing Engine ? Up to 500 MHz ? ETM/ETB 8 Kbytes ? Memory Architecture ? Memory Management Unit (MMU) ? 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache ? 128-Kbyte L2 cache configurable to be used as an internal SRAM ? One 128-Kbyte scrambled internal SRAM ? One 160-Kbyte internal ROM ? 64-Kbyte scrambled and maskable ROM embedding bootloader/Secure bootloader ? 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table ? High-bandwidth scramblable 16-bit or 32-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting up to 512 Mbytes 8-bank DDR2/DDR3 (DLL off only) / DDR3L (DLL off only) / LPDDR1/LPDDR2/LPDDR3, including ?on-the-fly? encryption/decryption path ? 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC) ? System Running up to 166 MHz in Typical Conditions Datasheet Complete DS60001476C-page 1 ? 2018 Microchip Technology Inc. SAMA5D2 Series Ultra-Low-Power Arm? Cortex?-A5 Core-Based MPU, 500 MHz, Graphics Interface, Ethernet 10/100, CAN, USB, PCI 5.0 Pre-Certified Introduction The SAMA5D2 series is a high-performance, ultra-low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. The devices integrate powerful peripherals for ? connectivity and user interface applications, and offer advanced security functions (Arm TrustZone , tamper detection, secure data storage, etc.), as well as high-performance crypto accelerators AES, SHA and TRNG. Selected members of the SAMA5D2 series are qualified for extended industrial temperature range operation (-40?C to 105?C external temperature). ? The SAMA5D2 series is delivered with a free Linux distribution and bare metal C examples. Features ? Arm Cortex-A5 Core ? Armv7-A architecture ? Arm TrustZone ? ? NEON Media Processing Engine ? Up to 500 MHz ? ETM/ETB 8 Kbytes ? Memory Architecture ? Memory Management Unit (MMU) ? 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache ? 128-Kbyte L2 cache configurable to be used as an internal SRAM ? One 128-Kbyte scrambled internal SRAM ? One 160-Kbyte internal ROM ? 64-Kbyte scrambled and maskable ROM embedding bootloader/Secure bootloader ? 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table ? High-bandwidth scramblable 16-bit or 32-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting up to 512 Mbytes 8-bank DDR2/DDR3 (DLL off only) / DDR3L (DLL off only) / LPDDR1/LPDDR2/LPDDR3, including ?on-the-fly? encryption/decryption path ? 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC) ? System Running up to 166 MHz in Typical Conditions Datasheet Complete DS60001476C-page 1 ? 2018 Microchip Technology Inc. SAMA5D2 Series ? Reset Controller (RSTC), Shutdown Controller (SHDWC), Periodic Interval Timer (PIT), independent Watchdog Timer (WDT) and secure Real-Time Clock (RTC) with clock calibration ? One 600 to 1200 MHz PLL for the system and one 480 MHz PLL optimized for high-speed USB ? Digital fractional PLL for audio (11.2896 MHz and 12.288 MHz) ? Internal low-power 12 MHz RC and 32 kHz typical RC ? Selectable 32.768 Hz low-power oscillator and 8 to 24 MHz oscillator ? 51 DMA channels including two 16-channel 64-bit Central DMA Controllers ? 64-bit Advanced Interrupt Controller (AIC) ? 64-bit Secure Advanced Interrupt Controller (SAIC) ? Three programmable external clock signals ? Low-Power Modes ? Ultra-low-power mode with fast wake-up capability ? ? Low-power Backup mode with 5-Kbyte SRAM and SleepWalking features ? Wake up from up to nine wake-up pins, UART reception, analog comparison ? Fast wake-up capability ? Extended Backup mode with DDR in Self-Refresh mode ? Peripherals ? LCD TFT controller (LCDC) up to 1024x768 or 1280x768 (still image). Four overlays, rotation, post-processing and alpha blending, 24-bit parallel RGB interface ? ITU-R BT. 601/656/1120 Image Sensor Controller (ISC) supporting up to 5 Mpixel sensors with a parallel 12-bit interface for Raw Bayer, YCbCr, Monochrome and JPEG-compressed sensor interface ? Two Synchronous Serial Controllers (SSC), two Inter-IC Sound Controllers (I2SC), and one Stereo Class D amplifier (CLASSD) ? One Peripheral Touch Controller (PTC) with up to 8 X-lines and 8 Y-lines (64-channel capacitive touch) ? One Pulse Density Modulation Interface Controller (PDMIC) ? One USB device high-speed port (UDPHS) and one USB host high-speed port or two USB host high-speed ports (UHPHS) ? One USB host high-speed port with a High-Speed Inter-Chip (HSIC) interface ? One 10/100 Ethernet MAC (GMAC) ? ? Energy efficiency support (IEEE 802.3az standard) ? Ethernet AVB support with IEEE802.1AS timestamping ? IEEE802.1Qav credit-based traffic-shaping hardware support ? IEEE1588 Precision Time Protocol (PTP) ? Two high-speed memory card hosts: ? SDMMC0: SD 3.0, eMMC 4.51, 8 bits ? SDMMC1: SD 2.0, eMMC 4.41, 4 bits only ? Two master/slave Serial Peripheral Interfaces (SPI) ? Two Quad Serial Peripheral Interfaces (QSPI) ? Five FLEXCOMs (USART, SPI and TWI) ? Five UARTs ? Two master CAN-FD (MCAN) controllers with SRAM-based mailboxes, and time- and event- triggered transmission DS60001476C-page 2 Datasheet Complete ? 2018 Microchip Technology Inc. SAMA5D2 Series Ultra-Low-Power Arm? Cortex?-A5 Core-Based MPU, 500 MHz, Graphics Interface, Ethernet 10/100, CAN, USB, PCI 5.0 Pre-Certified Introduction The SAMA5D2 series is a high-performance, ultra-low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. The devices integrate powerful peripherals for ? connectivity and user interface applications, and offer advanced security functions (Arm TrustZone , tamper detection, secure data storage, etc.), as well as high-performance crypto accelerators AES, SHA and TRNG. Selected members of the SAMA5D2 series are qualified for extended industrial temperature range operation (-40?C to 105?C external temperature). ? The SAMA5D2 series is delivered with a free Linux distribution and bare metal C examples. Features ? Arm Cortex-A5 Core ? Armv7-A architecture ? Arm TrustZone ? ? NEON Media Processing Engine ? Up to 500 MHz ? ETM/ETB 8 Kbytes ? Memory Architecture ? Memory Management Unit (MMU) ? 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache ? 128-Kbyte L2 cache configurable to be used as an internal SRAM ? One 128-Kbyte scrambled internal SRAM ? One 160-Kbyte internal ROM ? 64-Kbyte scrambled and maskable ROM embedding bootloader/Secure bootloader ? 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table ? High-bandwidth scramblable 16-bit or 32-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting up to 512 Mbytes 8-bank DDR2/DDR3 (DLL off only) / DDR3L (DLL off only) / LPDDR1/LPDDR2/LPDDR3, including ?on-the-fly? encryption/decryption path ? 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC) ? System Running up to 166 MHz in Typical Conditions Datasheet Complete DS60001476C-page 1 ? 2018 Microchip Technology Inc. SAMA5D2 Series Ultra-Low-Power Arm? Cortex?-A5 Core-Based MPU, 500 MHz, Graphics Interface, Ethernet 10/100, CAN, USB, PCI 5.0 Pre-Certified Introduction The SAMA5D2 series is a high-performance, ultra-low-power Arm Cortex-A5 CPU-based embedded microprocessor (MPU) running up to 500 MHz, with support for multiple memories such as DDR2, DDR3L, LPDDR2, LPDDR3, and QSPI and e.MMC Flash. The devices integrate powerful peripherals for ? connectivity and user interface applications, and offer advanced security functions (Arm TrustZone , tamper detection, secure data storage, etc.), as well as high-performance crypto accelerators AES, SHA and TRNG. Selected members of the SAMA5D2 series are qualified for extended industrial temperature range operation (-40?C to 105?C external temperature). ? The SAMA5D2 series is delivered with a free Linux distribution and bare metal C examples. Features ? Arm Cortex-A5 Core ? Armv7-A architecture ? Arm TrustZone ? ? NEON Media Processing Engine ? Up to 500 MHz ? ETM/ETB 8 Kbytes ? Memory Architecture ? Memory Management Unit (MMU) ? 32-Kbyte L1 data cache, 32-Kbyte L1 instruction cache ? 128-Kbyte L2 cache configurable to be used as an internal SRAM ? One 128-Kbyte scrambled internal SRAM ? One 160-Kbyte internal ROM ? 64-Kbyte scrambled and maskable ROM embedding bootloader/Secure bootloader ? 96-Kbyte unscrambled, unmaskable ROM for NAND Flash BCH ECC table ? High-bandwidth scramblable 16-bit or 32-bit Double Data Rate (DDR) multiport dynamic RAM controller supporting up to 512 Mbytes 8-bank DDR2/DDR3 (DLL off only) / DDR3L (DLL off only) / LPDDR1/LPDDR2/LPDDR3, including ?on-the-fly? encryption/decryption path ? 8-bit SLC/MLC NAND controller, with up to 32-bit Error Correcting Code (PMECC) ? System Running up to 166 MHz in Typical Conditions Datasheet Complete DS60001476C-page 1 ? 2018 Microchip Technology Inc. SAMA5D2 Series ? Reset Controller (RSTC), Shutdown Controller (SHDWC), Periodic Interval Timer (PIT), independent Watchdog Timer (WDT) and secure Real-Time Clock (RTC) with clock calibration ? One 600 to 1200 MHz PLL for the system and one 480 MHz PLL optimized for high-speed USB ? Digital fractional PLL for audio (11.2896 MHz and 12.288 MHz) ? Internal low-power 12 MHz RC and 32 kHz typical RC ? Selectable 32.768 Hz low-power oscillator and 8 to 24 MHz oscillator ? 51 DMA channels including two 16-channel 64-bit Central DMA Controllers ? 64-bit Advanced Interrupt Controller (AIC) ? 64-bit Secure Advanced Interrupt Controller (SAIC) ? Three programmable external clock signals ? Low-Power Modes ? Ultra-low-power mode with fast wake-up capability ? ? Low-power Backup mode with 5-Kbyte SRAM and SleepWalking features ? Wake up from up to nine wake-up pins, UART reception, analog comparison ? Fast wake-up capability ? Extended Backup mode with DDR in Self-Refresh mode ? Peripherals ? LCD TFT controller (LCDC) up to 1024x768 or 1280x768 (still image). Four overlays, rotation, post-processing and alpha blending, 24-bit parallel RGB interface ? ITU-R BT. 601/656/1120 Image Sensor Controller (ISC) supporting up to 5 Mpixel sensors with a parallel 12-bit interface for Raw Bayer, YCbCr, Monochrome and JPEG-compressed sensor interface ? Two Synchronous Serial Controllers (SSC), two Inter-IC Sound Controllers (I2SC), and one Stereo Class D amplifier (CLASSD) ? One Peripheral Touch Controller (PTC) with up to 8 X-lines and 8 Y-lines (64-channel capacitive touch) ? One Pulse Density Modulation Interface Controller (PDMIC) ? One USB device high-speed port (UDPHS) and one USB host high-speed port or two USB host high-speed ports (UHPHS) ? One USB host high-speed port with a High-Speed Inter-Chip (HSIC) interface ? One 10/100 Ethernet MAC (GMAC) ? ? Energy efficiency support (IEEE 802.3az standard) ? Ethernet AVB support with IEEE802.1AS timestamping ? IEEE802.1Qav credit-based traffic-shaping hardware support ? IEEE1588 Precision Time Protocol (PTP) ? Two high-speed memory card hosts: ? SDMMC0: SD 3.0, eMMC 4.51, 8 bits ? SDMMC1: SD 2.0, eMMC 4.41, 4 bits only ? Two master/slave Serial Peripheral Interfaces (SPI) ? Two Quad Serial Peripheral Interfaces (QSPI) ? Five FLEXCOMs (USART, SPI and TWI) ? Five UARTs ? Two master CAN-FD (MCAN) controllers with SRAM-based mailboxes, and time- and event- triggered transmission DS60001476C-page 2 Datasheet Complete ? 2018 Microchip Technology Inc. SAMA5D2 Series MCAN implements the non-ISO CAN FD frame format and therefore does not pass the WARNING CAN FD Conformance Test according to ISO 16845-1:2016. ? One Rx only UART in backup area (RXLP) ? One Analog Comparator Controller (ACC) in backup area 2 ? Two 2-wire interfaces (TWIHS) up to 400 Kbits/s supporting the I C protocol and SMBUS ? One full-featured 4-channel 16-bit Pulse Width Modulation (PWM) controller ? Two 3-channel 32-bit Timer/Counters (TC), supporting basic PWM modes ? One 12-channel, 12-bit, Analog-to-Digital Converter (ADC) with resistive touchscreen capability ? Safety ? Zero-power Power-on Reset (POR) cells ? Main crystal clock failure detector ? Write-protected registers ? Integrity Check Monitor (ICM) based on SHA256 ? Memory Management Unit (MMU) ? Independent watchdog ? Security ? 5 Kbytes of internal scrambled SRAM: ? 1 Kbyte nonerasable on tamper detection ? 4 Kbytes erasable on tamper detection ? 256 bits of scrambled and erasable registers (1) ? Up to eight tamper pins for static or dynamic intrusion detections ? Environmental monitors on specific versions: temperature, voltage, frequency and active die (2) shield (3) ? Secure Bootloader ? On-the-fly AES encryption/decryption on DDR and QSPI memories (AESB) ? RTC including timestamping on security intrusions ? Programmable fuse box with 544 fuse bits (including JTAG protection and BMS) Note: 1. For information specific to dynamic tamper protection (PIOBU), refer to the document SAMA5D2External Tamper Protections (document no. 44095). 2. For environmental monitors, refer to the document SAMA5D23 and SAMA5D28 Environmental Monitors (document no. 44036), available under Non-Disclosure Agreement (NDA). Contact a Microchip Sales Representative for details. 3. For secure boot strategies, refer to the document SAMA5D2 Series Secure Boot Strategy (document no. 44040), available under Non-Disclosure Agreement (NDA). Contact a Microchip Sales Representative for details. ? Hardware Cryptography ? SHA (SHA1, SHA224, SHA256, SHA384, SHA512): compliant with FIPS PUB 180-2 ? AES: 256-, 192-, 128-bit key algorithms, compliant with FIPS PUB 197 ? TDES: two-key or three-key algorithms, compliant with FIPS PUB 46-3 ? True Random Number Generator (TRNG) compliant with NIST Special Publication 800-22 Test Suite and FIPS PUBs 140-2 and 140-3 ? Up to 128 I/Os DS60001476C-page 3 Datasheet Complete ? 2018 Microchip Technology Inc.

Tariff Concession Code
Tariff Desc

Free
8542.31.00 52 No ..CMOS and MOS Microprocessors (MPU), Microcontrollers (MCU) and Digital Signal Processors (DSP)

Electronic integrated circuits: Processors and controllers, whether or not combined with memories, converters, logic circuits, amplifiers, clock and timing circuits, or other circuits
Monolithic integrated circuits Digital.
AT9
ATM
Atmel
Atmel Wireless (VA)
MCP
MICROCHIP (ATMEL)
MICROCHIP (MICREL)
MICROCHIP (SUPERTEX)
Microchip / Microsemi
Microchip / Vectron
Microchip Tech
MICROCHIP TECH.
Microchip Technology
Microchip Technology Micrel
Microchip Technology / Atmel
Microchip Technology / Micrel
MICROCHIPDIRECT
VECTRON INTERNATIONAL
VECTRON INTL