Product Information

EPM7032AETA44-10N

Product Image X-ON

Datasheet
CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 32 Macro 36 IOs
Manufacturer: Altera



Price (Ex GST)

From 12.5834

217 - Global Stock
Ships to you between
Mon. 28 Jun to Wed. 30 Jun

MOQ: 1 Multiples:1
Pack Size :   1
Availability Price Quantity
217 - Global Stock


Ships to you between Mon. 28 Jun to Wed. 30 Jun

MOQ : 1
Multiples : 1
1 : $ 12.5834

Buy
   
Manufacturer
Altera
Product Category
CPLD - Complex Programmable Logic Devices
RoHS - XON
Y Icon ROHS
Product
Max 7000A
Number of Macrocells
32
Number of Logic Array Blocks - LABs
2
Maximum Operating Frequency
227.3 Mhz
Number of I/Os
36 I/O
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+125 C
Mounting Style
Smd/Smt
Package / Case
TQFP-44
Memory Type
Eeprom
Packaging
Tray
Series
Epm7032ae Max 7000Ae
Brand
Altera
Number Of Gates
600
Propagation Delay - Max
4.5 Ns
Minimum Operating Temperature
- 40 C
Factory Pack Quantity :
160
Supply Voltage - Max
3.6 V
Supply Voltage - Min
3 V
Tradename
Max 7000
Cnhts
8542319000
Hts Code
8542390001
Mxhts
85423901
Product Type
Cpld - Complex Programmable Logic Devices
Subcategory
Programmable Logic Ics
Taric
8542399000
LoadingGif
Image
Mfr. Part No.
Description
Stock
EPM7032LC44-10 INTEG CCT EPLD -10 T/HOLE
2
CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 32 Macro 36 IOs
645
CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 32 Macro 36 IOs
446
CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 32 Macro 36 IOs
182
CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 64 Macro 36 IOs
390
CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 32 Macro 36 IOs
233
CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 32 Macro 36 IOs
124
CPLD - Complex Programmable Logic Devices CPLD - MAX 7000 32 Macro 36 IOs
266
Image
Mfr. Part No.
Description
Stock
SENSOR PRES ABS ULTRA STABLE TO8
291
18/3 SJT 8ft CLEAR 5-15P C13
271
AC/DC Converters DC/DC Cnvrtr Latch Auto Quasi-Rsnnt
2494
Cable Assembly AC Power 1.8m NEMA 5-15P to C5 3 to 3 POS M-F 18AWG
90
SATA, USB MINI PCIE MODULE
5
LED Lighting Drivers 50V Max Vcc 1.45W Pd PWM w/DC/DC Cntrlr
1620

MAX 7000A Includes Programmable Logic MAX 7000AE Device September 2003, ver. 4.5 Data Sheet High-performance 3.3-V EEPROM-based programmable logic Features... devices (PLDs) built on second-generation Multiple Array MatriX (MAX ) architecture (see Table 1) 3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability MAX 7000AE device in-system programmability (ISP) circuitry compliant with IEEE Std. 1532 EPM7128A and EPM7256A device ISP circuitry compatible with IEEE Std. 1532 Built-in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1 Supports JEDEC Jam Standard Test and Programming Language (STAPL) JESD-71 Enhanced ISP features Enhanced ISP algorithm for faster programming (excluding EPM7128A and EPM7256A devices) ISP_Done bit to ensure complete programming (excluding EPM7128A and EPM7256A devices) Pull-up resistor on I/O pins during in-system programming Pin-compatible with the popular 5.0-V MAX 7000S devices High-density PLDs ranging from 600 to 10,000 usable gates Extended temperature range For information on in-system programmable 5.0-V MAX 7000 or 2.5-V f MAX 7000B devices, see the MAX 7000 Programmable Logic Device Family Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet. Altera Corporation 1 DS-M7000A-4.5MAX 7000A Programmable Logic Device Data Sheet Table 1. MAX 7000A Device Features Feature EPM7032AE EPM7064AE EPM7128AE EPM7256AE EPM7512AE Usable gates 600 1,250 2,500 5,000 10,000 Macrocells 32 64 128 256 512 Logic array blocks 2 4 8 16 32 Maximum user I/O 36 68 100 164 212 pins t (ns) 4.5 4.5 5.0 5.5 7.5 PD t (ns) 2.9 2.8 3.3 3.9 5.6 SU t (ns) 2.5 2.5 2.5 2.5 3.0 FSU t (ns) 3.0 3.1 3.4 3.5 4.7 CO1 f (MHz) 227.3 222.2 192.3 172.4 116.3 CNT 4.5-ns pin-to-pin logic delays with counter frequencies of up to ...and More 227.3 MHz TM Features MultiVolt I/O interface enables device core to run at 3.3 V, while I/O pins are compatible with 5.0-V, 3.3-V, and 2.5-V logic levels Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), space- TM saving FineLine BGA , and plastic J-lead chip carrier (PLCC) packages Supports hot-socketing in MAX 7000AE devices Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance PCI-compatible Bus-friendly architecture, including programmable slew-rate control Open-drain output option Programmable macrocell registers with individual clear, preset, clock, and clock enable controls Programmable power-up states for macrocell registers in MAX 7000AE devices Programmable power-saving mode for 50% or greater power reduction in each macrocell Configurable expander product-term distribution, allowing up to 32 product terms per macrocell Programmable security bit for protection of proprietary designs 6 to 10 pin- or logic-driven output enable signals Two global clock signals with optional inversion Enhanced interconnect resources for improved routability Fast input setup times provided by a dedicated path from I/O pin to macrocell registers Programmable output slew-rate control Programmable ground pins 2 Altera Corporation

Tariff Concession Code
Tariff Desc

Free
8542.31.00 51 No ..Application Specific (Digital) Integrated Circuits (ASIC)

Electronic integrated circuits: Processors and controllers, whether or not combined with memories, converters, logic circuits, amplifiers, clock and timing circuits, or other circuits
Monolithic integrated circuits:
ALTERA
Altera (part of the Intel Group)
Altera (VA)
Altera Corporation
INTEL (ALTERA)
Intel / Altera