Product Information

DS34T108GN+

DS34T108GN+ electronic component of Analog Devices

Datasheet
Telecom Interface ICs Single/Dual/Quad/Octal TDM-Over-Packet Chip

Manufacturer: Analog Devices
This product is classified as Large/Heavy, additional shipping charges may apply. A customer service representative may contact you after ordering to confirm exact shipping charges



Price (USD)

1: USD 213.948 ea
Line Total: USD 213.948

0 - Global Stock
MOQ: 1  Multiples: 1
Pack Size: 1
Availability Price Quantity
0 - Global Stock


Ships to you between Fri. 05 Apr to Thu. 11 Apr

MOQ : 60
Multiples : 60

Stock Image

DS34T108GN+
Analog Devices

60 : USD 171.3038
120 : USD 159.4719
240 : USD 154.4921
360 : USD 149.5124
480 : USD 144.5326
600 : USD 139.5528
6000 : USD 134.5731

0 - Global Stock


Ships to you between Thu. 11 Apr to Mon. 15 Apr

MOQ : 1
Multiples : 1

Stock Image

DS34T108GN+
Analog Devices

1 : USD 213.948

     
Manufacturer
Product Category
RoHS - XON
Icon ROHS
Type
Supply Voltage - Max
Supply Voltage - Min
Minimum Operating Temperature
Maximum Operating Temperature
Mounting Style
Package / Case
Packaging
Data Rate
Product
Series
Brand
Maximum Supply Current
Number Of Transceivers
Factory Pack Quantity :
Standard Supported
Number Of Channels
Cnhts
Hts Code
Mxhts
Product Type
Subcategory
Taric
LoadingGif

Notes:- Show Stocked Products With Similar Attributes.
Image Description
102781-HMC272AMS8 electronic component of Analog Devices 102781-HMC272AMS8

- HMC272AMS8E Mixer 1.7GHz ~ 3GHz Evaluation Board
Stock : 0

104991-HMC327MS8G electronic component of Analog Devices 104991-HMC327MS8G

Analog Devices Hittite RF Development Tools Eval PCB
Stock : 0

105706-HMC384LP4 electronic component of Analog Devices 105706-HMC384LP4

Analog Devices Hittite Clock & Timer Development Tools Eval PCB
Stock : 0

105706-HMC506LP4 electronic component of Analog Devices 105706-HMC506LP4

Analog Devices Hittite Clock & Timer Development Tools Eval PCB
Stock : 0

107384-HMC493LP3 electronic component of Analog Devices 107384-HMC493LP3

RF Development Tools HMC493LP3 Evaluation PCB
Stock : 0

107755-HMC454ST89 electronic component of Analog Devices 107755-HMC454ST89

Sub-GHz Development Tools HMC454ST89 Evaluation PCB, 900 MHz
Stock : 0

108190-HMC591LP5 electronic component of Analog Devices 108190-HMC591LP5

RF Development Tools HMC591LP5 Evaluation PCB
Stock : 0

106137-HMC370LP4 electronic component of Analog Devices 106137-HMC370LP4

Analog Devices Hittite RF Development Tools Eval PCB
Stock : 0

106137-HMC443LP4 electronic component of Analog Devices 106137-HMC443LP4

RF Development Tools HMC443LP4 Evaluation PCB
Stock : 0

109266-HMC550A electronic component of Analog Devices 109266-HMC550A

RF Development Tools HMC550A EVALUATION PCB ASSEMBLY
Stock : 0

Image Description
CYP15G0401DXB-BGXC electronic component of Infineon CYP15G0401DXB-BGXC

Telecom Interface ICs Dual Channel XCVR 1.5Gbps Bckplane COM
Stock : 0

82V2108PXG electronic component of Renesas 82V2108PXG

Telecom Interface ICs 3.3V FRAMER
Stock : 0

SI3018-F-FS-R electronic component of Silicon Labs SI3018-F-FS-R

Silicon Labs Telecom Interface ICs Si2415 ISOmodem Line-Side
Stock : 2

MT9173AN1 electronic component of Microchip MT9173AN1

Telecom Interface ICs Pb Free DNIC 1.5um
Stock : 51

M100EVO-LITE electronic component of Lantronix M100EVO-LITE

INDUSTRIAL MODEMS, GPRS CLASS 10 QUADBAND AND FULL TYPE APPROVED
Stock : 2

XRT86VL30IV-F electronic component of MaxLinear XRT86VL30IV-F

Exar Telecom Interface ICs 1-Ch T1E1J1
Stock : 2

XE2420G electronic component of Cermetek Microelectronics XE2420G

SMALLEST WORLD-WIDE 2400 BPS MODEM
Stock : 2

XRT6164CD-F electronic component of MaxLinear XRT6164CD-F

XRT6164 Series 5 V Surface Mount Digital Line Interface Transceiver - SOIC-16
Stock : 7

82P5088BBG electronic component of Renesas 82P5088BBG

Telecom Interface ICs T1/E1/J1 UNIVERSAL OCTAL TRANSCEIVER
Stock : 0

CMX673D4 electronic component of CML Microcircuits CMX673D4

Telecom Interface ICs Worldwide Tone Compatibility Single and Dual Tones detected
Stock : 0

19-4835 8/09 DS34T101, DS34T102, DS34T104, DS34T108 Single/Dual/Quad/Octal TDM-over-Packet Chip General Description Features Full-Featured IC Includes E1/T1 LIUs and These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC Framers, TDMoP Engine, and 10/100 MAC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial Transport of E1, T1, E3, T3 or STS-1 TDM or stream to be transported transparently over IP, MPLS Other CBR Signals Over Packet Networks or Ethernet networks. Jitter and wander of recovered Full Support for These Mapping Methods: clocks conform to G.823/G.824, G.8261, and TDM SAToP, CESoPSN, TDMoIP AAL1, HDLC, specifications. TDM data is transported in up to 64 Unstructured, Structured, Structured with CAS individually configurable bundles. All standards- Adaptive Clock Recovery, Common Clock, based TDM-over-packet mapping methods are External Clock and Loopback Timing Modes supported except AAL2. Frame-based serial HDLC On-Chip TDM Clock Recovery Machines, One data flows are also supported. With built-in full- Per Port, Independently Configurable featured E1/T1 framers and LIUs. These ICs encapsulate the TDM-over-packet solution from Clock Recovery Algorithm Handles Network analog E1/T1 signal to Ethernet MII while preserving PDV, Packet Loss, Constant Delay Changes, options to make use of TDM streams at key Frequency Changes and Other Impairments intermediate points. The high level of integration 64 Independent Bundles/Connections available with the DS34T10x devices minimizes cost, Multiprotocol Encapsulation Supports IPv4, board space, and time to market. IPv6, UDP, RTP, L2TPv3, MPLS, Metro Ethernet VLAN Support According to 802.1p and 802.1Q Applications 10/100 Ethernet MAC Supports MII/RMII/SSMII TDM Circuit Extension Over PSN Selectable 32-Bit, 16-Bit or SPI Processor Bus o Leased-Line Services Over PSN Operates from Only Two Clock Signals, One for o TDM Over GPON/EPON Clock Recovery and One for Packet Processing o TDM Over Cable Glueless SDRAM Buffer Management o TDM Over Wireless Cellular Backhaul Over PSN Low-Power 1.8V Core, 3.3V I/O Multiservice Over Unified PSN See detailed feature list in Section 7. HDLC-Based Traffic Transport Over PSN Ordering Information Functional Diagram PART PORTSTEMP RANGE PIN-PACKAGE CPU Bus DS34T101GN 1 484 TEBGA -40C to +85C DS34T108 DS34T101GN+ 1 -40C to +85C 484 TEBGA Octal Circuit DS34T102GN 2 484 TEBGA E1/T1/J1 10/100 -40C to +85C Emulation Transceiver Ethernet DS34T102GN+ 2 -40C to +85C 484 TEBGA Engine xMII MAC Framers DS34T104GN 4 484 TEBGA -40C to +85C E1/T1 BERT & CAS Interfaces DS34T104GN+ 4 -40C to +85C 484 TEBGA Clock Buffer LIUs Manager Adapters DS34T108GN 8 484 HSBGA -40C to +85C DS34T108GN+ 8 -40C to +85C 484 HSBGA TDM SDRAM Clock Inputs +Denotes lead(Pb)-free/RoHS-compliant package (explanation). Access Interface Maxim Integrated Products 1 Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: www.maxim-ic.com/errata. For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxims website at www.maxim-ic.com. DS34T101, DS34T102, DS34T104, DS34T108 Table of Contents 1 INTRODUCTION ...................................................................................................................................10 2 ACRONYMS AND GLOSSARY............................................................................................................10 3 APPLICABLE STANDARDS ................................................................................................................13 4 DETAILED DESCRIPTION ...................................................................................................................14 5 APPLICATION EXAMPLES .................................................................................................................16 6 BLOCK DIAGRAM................................................................................................................................18 7 FEATURES ...........................................................................................................................................20 8 OVERVIEW OF MAJOR OPERATIONAL MODES..............................................................................25 8.1 INTERNAL MODE................................................................................................................................25 8.1.1 Internal One-Clock Mode........................................................................................................................... 26 8.1.2 Internal Two-Clock Mode........................................................................................................................... 26 8.2 EXTERNAL MODE ..............................................................................................................................27 9 PIN DESCRIPTIONS.............................................................................................................................28 9.1 SHORT PIN DESCRIPTIONS ................................................................................................................28 9.2 DETAILED PIN DESCRIPTIONS ............................................................................................................30 10 FUNCTIONAL DESCRIPTION............................................................................................................44 10.1 POWER-SUPPLY CONSIDERATIONS..................................................................................................44 10.2 CPU INTERFACE .............................................................................................................................44 10.3 SPI INTERFACE ...............................................................................................................................47 10.3.1 SPI Operation .......................................................................................................................................... 47 10.3.2 SPI Modes ............................................................................................................................................... 48 10.3.3 SPI Signals .............................................................................................................................................. 49 10.3.4 SPI Protocol............................................................................................................................................. 49 10.4 CLOCK STRUCTURE.........................................................................................................................52 10.5 RESET AND POWER-DOWN..............................................................................................................53 10.6 TDM-OVER-PACKET BLOCK.............................................................................................................54 10.6.1 Packet Formats ....................................................................................................................................... 54 10.6.2 Typical Application................................................................................................................................... 63 10.6.3 Clock Recovery ....................................................................................................................................... 65 10.6.4 Timeslot Assigner (TSA).......................................................................................................................... 66 10.6.5 CAS Handler............................................................................................................................................ 67 10.6.6 AAL1 Payload Type Machine .................................................................................................................. 71 10.6.7 HDLC Payload Type Machine ................................................................................................................. 74 10.6.8 RAW Payload Type Machine .................................................................................................................. 75 10.6.9 SDRAM and SDRAM Controller.............................................................................................................. 79 10.6.10 Jitter Buffer Control (JBC) ..................................................................................................................... 80 10.6.11 Queue Manager..................................................................................................................................... 83 10.6.12 Ethernet MAC ........................................................................................................................................ 95 10.6.13 Packet Classifier.................................................................................................................................... 98 10.6.14 Packet Trailer Support......................................................................................................................... 101 10.6.15 Counters and Status Registers ........................................................................................................... 102 10.6.16 Connection Level Redundancy ........................................................................................................... 102 10.6.17 OAM Signaling..................................................................................................................................... 103 10.7 GLOBAL RESOURCES ....................................................................................................................104 10.8 PER-PORT RESOURCES ................................................................................................................104 10.9 DEVICE INTERRUPTS .....................................................................................................................104 2 of 366

Tariff Desc

8542.39.23 No ..Linear/analogue and peripheral integrated circuits, timers, voltage regulators, A/D and D/A converters, telecommunication and modem integrated circuits, other than board level products Free

Electronic integrated circuits- Processors and controllers, whether or not combined with memories, converters, logic circuits, amplifiers, clock and timing circuits, or other circuits
AD4
ANALOG DEVICES
Analog Devices Hittite
ANALOG DEVICES (LINEAR TECHNOLOGY)
ANALOG DEVICES (MAXIM INTEGRATED)
ANALOG DEVICES (TRINAMIC)
Analog Devices / Hittite
Analog Devices / Linear Technology
Analog Devices Inc
Analog Devices Inc.
Analog Devices, Inc.
DA4
Dallas
DALLAS / MAXIM
Dallas Semiconductor (VA)
LINEAR
LINEAR TECH
Linear Technology
Linear Technology (part of ADI)
LT
LT4
MAXIM
Maxim Integrated
MAXIM INTEGRATED / ANALOG DEVICES
Maxim Integrated Products
MAXIM-DALLAS
MX4
Technology
Trinamic
TRINAMIC / ANALOG DEVICES
Trinamic Motion Control
Trinamic Motion Control GmbH

Looking for help? Visit our FAQ's Section to answer to all your questions

 

X-ON Worldwide Electronics

Welcome To X-ON ELECTRONICS
For over three decades, we have been advocating and shaping the electronic components industry. Our management complements our worldwide business scope and focus. We are committed to innovation, backed by a strong business foundation. If you need a trustworthy supplier of electronic components for your business – look no further.
 

Copyright ©2024  X-ON Electronic Services. All rights reserved.
Please ensure you have read and understood our Terms & Conditions before purchasing.
All prices exclude GST.

Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted Image for all the cards that are accepted